

This correspondence is being deposited with the United States Postal Service as Express Mail addressed to: Box
Patent Application, Assistant Commissioner for Patents; U.S. Patent and Trademark Office, P.O. Box 2327,
Arlington, VA 22202, on December 17, 2001, Express Mail receipt No. EL928549035US.

TRANSMIT FAST-PATH PROCESSING
ON TCP/IP OFFLOAD NETWORK INTERFACE DEVICE

Laurence B. Boucher

Stephen E. J. Blightman

Peter K. Craft

David A. Higgen

Clive M. Philbrick

Daryl D. Starr

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit under 35 U.S.C. §120 of U.S. Patent Application Serial No. 09/464,283 (Attorney Docket No. ALA-006), entitled "INTELLIGENT NETWORK INTERFACE DEVICE AND SYSTEM FOR ACCELERATED COMMUNICATION", filed December 15, 1999, by Laurence B. Boucher et al., which in turn claims the benefit under 35 U.S.C. §120 of U.S. Patent Application Serial No. 09/439,603 (Attorney Docket No. ALA-009), entitled "INTELLIGENT NETWORK INTERFACE SYSTEM AND METHOD FOR ACCELERATED PROTOCOL PROCESSING", filed November 12, 1999, by Laurence B. Boucher et al., which in turn claims the benefit under 35 U.S.C. § 119(e)(1) of the Provisional Application filed under 35 U.S.C. §111(b) entitled "INTELLIGENT NETWORK INTERFACE CARD AND SYSTEM FOR PROTOCOL PROCESSING," Serial No. 60/061,809, filed on October 14, 1997.

This application also claims the benefit under 35 U.S.C. §120 of U.S. Patent Application Serial No. 09/384,792, entitled "INTELLIGENT NETWORK INTERFACE DEVICE AND SYSTEM FOR ACCELERATED COMMUNICATION," filed August 27, 1999, which in turn claims the benefit under 35 U.S.C. § 119(e)(1) of the Provisional Application filed under 35 U.S.C. §111(b) entitled "INTELLIGENT NETWORK INTERFACE DEVICE AND SYSTEM FOR ACCELERATED COMMUNICATION," Serial No. 60/098,296, filed August 27, 1998. This application is also a continuation of Application Serial Number 09/067,544, filed April

1 27, 1998. The subject matter of all four of the above-identified patent applications (including
2 the subject matter in the Microfiche Appendix of U.S. Application Serial No. 09/464,283), and
3 of the two above-identified provisional applications, is incorporated by reference herein.
4

5 REFERENCE TO COMPACT DISC APPENDIX

6 The Compact Disc Appendix (CD Appendix), which is a part of the present disclosure,
7 includes three folders, designated CD Appendix A, CD Appendix B, and CD Appendix C on
8 the compact disc. CD Appendix A contains a hardware description language (verilog code)
9 description of an embodiment of a receive sequencer. CD Appendix B contains microcode
10 executed by a processor that operates in conjunction with the receive sequencer of CD
11 Appendix A. CD Appendix C contains a device driver executable on the host as well as ATCP
12 code executable on the host. A portion of the disclosure of this patent document contains
13 material (other than any portion of the "free BSD" stack included in CD Appendix C) which is
14 subject to copyright protection. The copyright owner of that material has no objection to the
15 facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears
16 in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright
17 rights.
18

19 TECHNICAL FIELD

20 The present invention relates generally to computer or other networks, and more
21 particularly to processing of information communicated between hosts such as computers
22 connected to a network.
23

24 BACKGROUND

25 The advantages of network computing are increasingly evident. The convenience and
26 efficiency of providing information, communication or computational power to individuals at
27 their personal computer or other end user devices has led to rapid growth of such network
28 computing, including internet as well as intranet devices and applications.

29 As is well known, most network computer communication is accomplished with the aid of
30 a layered software architecture for moving information between host computers connected to
31 the network. The layers help to segregate information into manageable segments, the general
32 functions of each layer often based on an international standard called Open Systems

1 Interconnection (OSI). OSI sets forth seven processing layers through which information may
2 pass when received by a host in order to be presentable to an end user. Similarly, transmission
3 of information from a host to the network may pass through those seven processing layers in
4 reverse order. Each step of processing and service by a layer may include copying the
5 processed information. Another reference model that is widely implemented, called TCP/IP
6 (TCP stands for transport control protocol, while IP denotes internet protocol) essentially
7 employs five of the seven layers of OSI.

8 Networks may include, for instance, a high-speed bus such as an Ethernet connection or an
9 internet connection between disparate local area networks (LANs), each of which includes
10 multiple hosts, or any of a variety of other known means for data transfer between hosts.

11 According to the OSI standard, physical layers are connected to the network at respective
12 hosts, the physical layers providing transmission and receipt of raw data bits via the network.
13 A data link layer is serviced by the physical layer of each host, the data link layers providing
14 frame division and error correction to the data received from the physical layers, as well as
15 processing acknowledgment frames sent by the receiving host. A network layer of each host is
16 serviced by respective data link layers, the network layers primarily controlling size and
17 coordination of subnets of packets of data.

18 A transport layer is serviced by each network layer and a session layer is serviced by each
19 transport layer within each host. Transport layers accept data from their respective session
20 layers and split the data into smaller units for transmission to the other host's transport layer,
21 which concatenates the data for presentation to respective presentation layers. Session layers
22 allow for enhanced communication control between the hosts. Presentation layers are serviced
23 by their respective session layers, the presentation layers translating between data semantics
24 and syntax which may be peculiar to each host and standardized structures of data
25 representation. Compression and/or encryption of data may also be accomplished at the
26 presentation level. Application layers are serviced by respective presentation layers, the
27 application layers translating between programs particular to individual hosts and standardized
28 programs for presentation to either an application or an end user. The TCP/IP standard
29 includes the lower four layers and application layers, but integrates the functions of session
30 layers and presentation layers into adjacent layers. Generally speaking, application,
31 presentation and session layers are defined as upper layers, while transport, network and data
32 link layers are defined as lower layers.

1 The rules and conventions for each layer are called the protocol of that layer, and since the
2 protocols and general functions of each layer are roughly equivalent in various hosts, it is
3 useful to think of communication occurring directly between identical layers of different hosts,
4 even though these peer layers do not directly communicate without information transferring
5 sequentially through each layer below. Each lower layer performs a service for the layer
6 immediately above it to help with processing the communicated information. Each layer saves
7 the information for processing and service to the next layer. Due to the multiplicity of
8 hardware and software architectures, devices and programs commonly employed, each layer is
9 necessary to insure that the data can make it to the intended destination in the appropriate
10 form, regardless of variations in hardware and software that may intervene.

11 In preparing data for transmission from a first to a second host, some control data is added
12 at each layer of the first host regarding the protocol of that layer, the control data being
13 indistinguishable from the original (payload) data for all lower layers of that host. Thus an
14 application layer attaches an application header to the payload data and sends the combined
15 data to the presentation layer of the sending host, which receives the combined data, operates
16 on it and adds a presentation header to the data, resulting in another combined data packet.
17 The data resulting from combination of payload data, application header and presentation
18 header is then passed to the session layer, which performs required operations including
19 attaching a session header to the data and presenting the resulting combination of data to the
20 transport layer. This process continues as the information moves to lower layers, with a
21 transport header, network header and data link header and trailer attached to the data at each of
22 those layers, with each step typically including data moving and copying, before sending the
23 data as bit packets over the network to the second host.

24 The receiving host generally performs the converse of the above-described process,
25 beginning with receiving the bits from the network, as headers are removed and data processed
26 in order from the lowest (physical) layer to the highest (application) layer before transmission
27 to a destination of the receiving host. Each layer of the receiving host recognizes and
28 manipulates only the headers associated with that layer, since to that layer the higher layer
29 control data is included with and indistinguishable from the payload data. Multiple interrupts,
30 valuable central processing unit (CPU) processing time and repeated data copies may also be
31 necessary for the receiving host to place the data in an appropriate form at its intended
32 destination.

1 The above description of layered protocol processing is simplified, as college-level
2 textbooks devoted primarily to this subject are available, such as Computer Networks, Third
3 Edition (1996) by Andrew S. Tanenbaum, which is incorporated herein by reference. As
4 defined in that book, a computer network is an interconnected collection of autonomous
5 computers, such as internet and intranet devices, including local area networks (LANs), wide
6 area networks (WANs), asynchronous transfer mode (ATM), ring or token ring, wired,
7 wireless, satellite or other means for providing communication capability between separate
8 processors. A computer is defined herein to include a device having both logic and memory
9 functions for processing data, while computers or hosts connected to a network are said to be
10 heterogeneous if they function according to different operating devices or communicate via
11 different architectures.

12 As networks grow increasingly popular and the information communicated thereby
13 becomes increasingly complex and copious, the need for such protocol processing has
14 increased. It is estimated that a large fraction of the processing power of a host CPU may be
15 devoted to controlling protocol processes, diminishing the ability of that CPU to perform other
16 tasks. Network interface cards have been developed to help with the lowest layers, such as the
17 physical and data link layers. It is also possible to increase protocol processing speed by
18 simply adding more processing power or CPUs according to conventional arrangements. This
19 solution, however, is both awkward and expensive. But the complexities presented by various
20 networks, protocols, architectures, operating devices and applications generally require
21 extensive processing to afford communication capability between various network hosts.

22 23 SUMMARY OF THE INVENTION

24 The current invention provides a device for processing network communication that greatly
25 increases the speed of that processing and the efficiency of transferring data being
26 communicated. The invention has been achieved by questioning the long-standing practice of
27 performing multilayered protocol processing on a general-purpose processor. The protocol
28 processing method and architecture that results effectively collapses the layers of a connection-
29 based, layered architecture such as TCP/IP into a single wider layer which is able to send
30 network data more directly to and from a desired location or buffer on a host. This accelerated
31 processing is provided to a host for both transmitting and receiving data, and so improves

1 performance whether one or both hosts involved in an exchange of information have such a
2 feature.

3 The accelerated processing includes employing representative control instructions for a
4 given message that allow data from the message to be processed via a fast-path which accesses
5 message data directly at its source or delivers it directly to its intended destination. This fast-
6 path bypasses conventional protocol processing of headers that accompany the data. The fast-
7 path employs a specialized microprocessor designed for processing network communication,
8 avoiding the delays and pitfalls of conventional software layer processing, such as repeated
9 copying and interrupts to the CPU. In effect, the fast-path replaces the states that are
10 traditionally found in several layers of a conventional network stack with a single state
11 machine encompassing all those layers, in contrast to conventional rules that require rigorous
12 differentiation and separation of protocol layers. The host retains a sequential protocol
13 processing stack which can be employed for setting up a fast-path connection or processing
14 message exceptions. The specialized microprocessor and the host intelligently choose whether
15 a given message or portion of a message is processed by the microprocessor or the host stack.

16 One embodiment is a method of generating a fast-path response to a packet received onto a
17 network interface device where the packet is received over a TCP/IP network connection and
18 where the TCP/IP network connection is identified at least in part by a TCP source port, a TCP
19 destination port, an IP source address, and an IP destination address. The method comprises:

20 1) Examining the packet and determining from the packet the TCP source port, the TCP
21 destination port, the IP source address, and the IP destination address; 2) Accessing an
22 appropriate template header stored on the network interface device. The template header has
23 TCP fields and IP fields; 3) Employing a finite state machine that implements both TCP
24 protocol processing and IP protocol processing to fill in the TCP fields and IP fields of the
25 template header; and 4) Transmitting the fast-path response from the network interface device.
26 The fast-path response includes the filled in template header and a payload. The finite state
27 machine does not entail a TCP protocol processing layer and a discrete IP protocol processing
28 layer where the TCP and IP layers are executed one after another in sequence. Rather, the
29 finite state machine covers both TCP and IP protocol processing layers.

30 In one embodiment, buffer descriptors that point to packets to be transmitted are pushed
31 onto a plurality of transmit queues. A transmit sequencer pops the transmit queues and obtains
32 the buffer descriptors. The buffer descriptors are then used to retrieve the packets from buffers

1 where the packets are stored. The retrieved packets are then transmitted from the network
2 interface device. In one embodiment, there are two transmit queues, one having a higher
3 transmission priority than the other. Packets identified by buffer descriptors on the higher
4 priority transmit queue are transmitted from the network interface device before packets
5 identified by the lower priority transmit queue.

6 Other structures and methods are disclosed in the detailed description below. This
7 summary does not purport to define the invention. The invention is defined by the claims.

8 9 BRIEF DESCRIPTION OF THE DRAWINGS

10 FIG. 1 is a plan view diagram of a device of the present invention, including a host
11 computer having a communication-processing device for accelerating network
12 communication.

13 FIG. 2 is a diagram of information flow for the host of FIG. 1 in processing network
14 communication, including a fast-path, a slow-path and a transfer of connection context
15 between the fast and slow-paths.

16 FIG. 3 is a flow chart of message receiving according to the present invention.

17 FIG. 4A is a diagram of information flow for the host of FIG. 1 receiving a message packet
18 processed by the slow-path.

19 FIG. 4B is a diagram of information flow for the host of FIG. 1 receiving an initial message
20 packet processed by the fast-path.

21 FIG. 4C is a diagram of information flow for the host of FIG. 4B receiving a subsequent
22 message packet processed by the fast-path.

23 FIG. 4D is a diagram of information flow for the host of FIG. 4C receiving a message
24 packet having an error that causes processing to revert to the slow-path.

25 FIG. 5 is a diagram of information flow for the host of FIG. 1 transmitting a message by
26 either the fast or slow-paths.

27 FIG. 6 is a diagram of information flow for a first embodiment of an intelligent network
28 interface card (INIC) associated with a client having a TCP/IP processing stack.

29 FIG. 7 is a diagram of hardware logic for the INIC embodiment shown in FIG. 6, including
30 a packet control sequencer and a fly-by sequencer.

31 FIG. 8 is a diagram of the fly-by sequencer of FIG. 7 for analyzing header bytes as they are
32 received by the INIC.

FIG. 9 is a diagram of information flow for a second embodiment of an INIC associated with a server having a TCP/IP processing stack.

FIG. 10 is a diagram of a command driver installed in the host of FIG. 9 for creating and controlling a communication control block for the fast-path.

FIG. 11 is a diagram of the TCP/IP stack and command driver of FIG. 10 configured for NetBios communications.

FIG. 12 is a diagram of a communication exchange between the client of FIG. 6 and the server of FIG. 9.

FIG. 13 is a diagram of hardware functions included in the INIC of FIG. 9.

FIG. 14 is a diagram of a trio of pipelined microprocessors included in the INIC of FIG. 13, including three phases with a processor in each phase.

FIG. 15A is a diagram of a first phase of the pipelined microprocessor of FIG. 14.

FIG. 15B is a diagram of a second phase of the pipelined microprocessor of FIG. 14.

FIG. 15C is a diagram of a third phase of the pipelined microprocessor of FIG. 14.

FIG. 16 is a diagram of a plurality of queue storage units that interact with the microprocessor of FIG. 14 and include SRAM and DRAM.

FIG. 17 is a diagram of a set of status registers for the queues storage units of FIG. 16.

FIG. 18 is a diagram of a queue manager, which interacts, with the queue storage units and status registers of FIG. 16 and FIG. 17.

FIGs. 19A-D are diagrams of various stages of a least-recently-used register that is employed for allocating cache memory.

FIG. 20 is a diagram of the devices used to operate the least-recently-used register of FIGs. 19A-D.

FIG. 21 is another diagram of Intelligent Network Interface Card (INIC) 200 of Figure 13.

FIG. 22 is a diagram of the receive sequencer of FIG. 21.

FIG. 23 is a diagram illustrating a "fast-path" transfer of data of a multi-packet message from INIC 200 to a destination 2311 in host 20.

DETAILED DESCRIPTION

FIG. 1 shows a host 20 of the present invention connected by a network 25 to a remote host 22. The increase in processing speed achieved by the present invention can be provided with an intelligent network interface card (INIC) that is easily and affordably added to an existing

1 host, or with a communication processing device (CPD) that is integrated into a host, in either
 2 case freeing the host CPU from most protocol processing and allowing improvements in other
 3 tasks performed by that CPU. The host 20 in a first embodiment contains a CPU 28 and a
 4 CPD 30 connected by a PCI bus 33. The CPD 30 includes a microprocessor designed for
 5 processing communication data and memory buffers controlled by a direct memory access
 6 (DMA) unit. Also connected to the PCI bus 33 is a storage device 35, such as a semiconductor
 7 memory or disk drive, along with any related controls.

8 Referring additionally to FIG. 2, the host CPU 28 controls a protocol processing stack 44
 9 housed in storage 35, the stack including a data link layer 36, network layer 38, transport layer
 10 40, upper layer 46 and an upper layer interface 42. The upper layer 46 may represent a
 11 session, presentation and/or application layer, depending upon the particular protocol being
 12 employed and message communicated. The upper layer interface 42, along with the CPU 28
 13 and any related controls can send or retrieve a file to or from the upper layer 46 or storage 35,
 14 as shown by arrow 48. A connection context 50 has been created, as will be explained below,
 15 the context summarizing various features of the connection, such as protocol type and source
 16 and destination addresses for each protocol layer. The context may be passed between an
 17 interface for the session layer 42 and the CPD 30, as shown by arrows 52 and 54, and stored as
 18 a communication control block (CCB) at either CPD 30 or storage 35.

19 When the CPD 30 holds a CCB defining a particular connection, data received by the CPD
 20 from the network and pertaining to the connection is referenced to that CCB and can then be
 21 sent directly to storage 35 according to a fast-path 58, bypassing sequential protocol
 22 processing by the data link 36, network 38 and transport 40 layers. Transmitting a message,
 23 such as sending a file from storage 35 to remote host 22, can also occur via the fast-path 58, in
 24 which case the context for the file data is added by the CPD 30 referencing a CCB, rather than
 25 by sequentially adding headers during processing by the transport 40, network 38 and data link
 26 36 layers. The DMA controllers of the CPD 30 perform these transfers between CPD and
 27 storage 35.

28 The CPD 30 collapses multiple protocol stacks each having possible separate states into a
 29 single state machine for fast-path processing. As a result, exception conditions may occur that
 30 are not provided for in the single state machine, primarily because such conditions occur
 31 infrequently and to deal with them on the CPD would provide little or no performance benefit
 32 to the host. Such exceptions can be CPD 30 or CPU 28 initiated. An advantage of the

1 invention includes the manner in which unexpected situations that occur on a fast-path CCB
2 are handled. The CPD 30 deals with these rare situations by passing back or flushing to the
3 host protocol stack 44 the CCB and any associated message frames involved, via a control
4 negotiation. The exception condition is then processed in a conventional manner by the host
5 protocol stack 44. At some later time, usually directly after the handling of the exception
6 condition has completed and fast-path processing can resume, the host stack 44 hands the CCB
7 back to the CPD.

8 This fallback capability enables the performance-impacting functions of the host protocols
9 to be handled by the CPD network microprocessor, while the exceptions are dealt with by the
10 host stacks, the exceptions being so rare as to negligibly effect overall performance. The
11 custom designed network microprocessor can have independent processors for transmitting
12 and receiving network information, and further processors for assisting and queuing. A
13 preferred microprocessor embodiment includes a pipelined trio of receive, transmit and utility
14 processors. DMA controllers are integrated into the implementation and work in close concert
15 with the network microprocessor to quickly move data between buffers adjacent to the
16 controllers and other locations such as long term storage. Providing buffers logically adjacent
17 to the DMA controllers avoids unnecessary loads on the PCI bus.

18 FIG. 3 diagrams the general flow of messages received according to the current invention.
19 A large TCP/IP message such as a file transfer may be received by the host from the network
20 in a number of separate, approximately 64 KB transfers, each of which may be split into many,
21 approximately 1.5 KB frames or packets for transmission over a network. Novell NetWare
22 protocol suites running Sequenced Packet Exchange Protocol (SPX) or NetWare Core Protocol
23 (NCP) over Internetwork Packet Exchange (IPX) work in a similar fashion. Another form of
24 data communication which can be handled by the fast-path is Transaction TCP (hereinafter
25 T/TCP or TTCP), a version of TCP which initiates a connection with an initial transaction
26 request after which a reply containing data may be sent according to the connection, rather
27 than initiating a connection via a several-message initialization dialogue and then transferring
28 data with later messages. In any of the transfers typified by these protocols, each packet
29 conventionally includes a portion of the data being transferred, as well as headers for each of
30 the protocol layers and markers for positioning the packet relative to the rest of the packets of
31 this message.

1 When a message packet or frame is received 47 from a network by the CPD, it is first
2 validated by a hardware assist. This includes determining the protocol types of the various
3 layers, verifying relevant checksums, and summarizing 57 these findings into a status word or
4 words. Included in these words is an indication whether or not the frame is a candidate for
5 fast-path data flow. Selection 59 of fast-path candidates is based on whether the host may
6 benefit from this message connection being handled by the CPD, which includes determining
7 whether the packet has header bytes indicating particular protocols, such as TCP/IP or
8 SPX/IPX for example. The small percent of frames that are not fast-path candidates are sent
9 61 to the host protocol stacks for slow-path protocol processing. Subsequent network
10 microprocessor work with each fast-path candidate determines whether a fast-path connection
11 such as a TCP or SPX CCB is already extant for that candidate, or whether that candidate may
12 be used to set up a new fast-path connection, such as for a TTCP/IP transaction. The
13 validation provided by the CPD provides acceleration whether a frame is processed by the fast-
14 path or a slow-path, as only error free, validated frames are processed by the host CPU even
15 for the slow-path processing.

16 All received message frames which have been determined by the CPD hardware assist to be
17 fast-path candidates are examined 53 by the network microprocessor or INIC comparator
18 circuits to determine whether they match a CCB held by the CPD. Upon confirming such a
19 match, the CPD removes lower layer headers and sends 69 the remaining application data from
20 the frame directly into its final destination in the host using direct memory access (DMA) units
21 of the CPD. This operation may occur immediately upon receipt of a message packet, for
22 example when a TCP connection already exists and destination buffers have been negotiated,
23 or it may first be necessary to process an initial header to acquire a new set of final destination
24 addresses for this transfer. In this latter case, the CPD will queue subsequent message packets
25 while waiting for the destination address, and then DMA the queued application data to that
26 destination.

27 A fast-path candidate that does not match a CCB may be used to set up a new fast-path
28 connection, by sending 65 the frame to the host for sequential protocol processing. In this
29 case, the host uses this frame to create 51 a CCB, which is then passed to the CPD to control
30 subsequent frames on that connection. The CCB, which is cached 67 in the CPD, includes
31 control and state information pertinent to all protocols that would have been processed had
32 conventional software layer processing been employed. The CCB also contains storage space

1 for per-transfer information used to facilitate moving application-level data contained within
 2 subsequent related message packets directly to a host application in a form available for
 3 immediate usage. The CPD takes command of connection processing upon receiving a CCB
 4 for that connection from the host.

5 As shown more specifically in FIG. 4A, when a message packet is received from the remote
 6 host 22 via network 25, the packet enters hardware receive logic 32 of the CPD 30, which
 7 checksums headers and data, and parses the headers, creating a word or words which identify
 8 the message packet and status, storing the headers, data and word temporarily in memory 60.
 9 As well as validating the packet, the receive logic 32 indicates with the word whether this
 10 packet is a candidate for fast-path processing. FIG. 4A depicts the case in which the packet is
 11 not a fast-path candidate, in which case the CPD 30 sends the validated headers and data from
 12 memory 60 to data link layer 36 along an internal bus for processing by the host CPU, as
 13 shown by arrow 56. The packet is processed by the host protocol stack 44 of data link 36,
 14 network 38, transport 40 and session 42 layers, and data (D) 63 from the packet may then be
 15 sent to storage 35, as shown by arrow 65.

16 FIG. 4B, depicts the case in which the receive logic 32 of the CPD determines that a
 17 message packet is a candidate for fast-path processing, for example by deriving from the
 18 packet's headers that the packet belongs to a TCP/IP, TTCP/IP or SPX/IPX message. A
 19 processor 55 in the CPD 30 then checks to see whether the word that summarizes the fast-path
 20 candidate matches a CCB held in a cache 62. Upon finding no match for this packet, the CPD
 21 sends the validated packet from memory 60 to the host protocol stack 44 for processing. Host
 22 stack 44 may use this packet to create a connection context for the message, including finding
 23 and reserving a destination for data from the message associated with the packet, the context
 24 taking the form of a CCB. The present embodiment employs a single specialized host stack 44
 25 for processing both fast-path and non-fast-path candidates, while in an embodiment described
 26 below fast-path candidates are processed by a different host stack than non-fast-path
 27 candidates. Some data (D1) 66 from that initial packet may optionally be sent to the
 28 destination in storage 35, as shown by arrow 68. The CCB is then sent to the CPD 30 to be
 29 saved in cache 62, as shown by arrow 64. For a traditional connection-based message such as
 30 typified by TCP/IP, the initial packet may be part of a connection initialization dialogue that
 31 transpires between hosts before the CCB is created and passed to the CPD 30.

Referring now to FIG. 4C, when a subsequent packet from the same connection as the initial packet is received from the network 25 by CPD 30, the packet headers and data are validated by the receive logic 32, and the headers are parsed to create a summary of the message packet and a hash for finding a corresponding CCB, the summary and hash contained in a word or words. The word or words are temporarily stored in memory 60 along with the packet. The processor 55 checks for a match between the hash and each CCB that is stored in the cache 62 and, finding a match, sends the data (D2) 70 via a fast-path directly to the destination in storage 35, as shown by arrow 72, bypassing the session layer 42, transport layer 40, network layer 38 and data link layer 36. The remaining data packets from the message can also be sent by DMA directly to storage, avoiding the relatively slow protocol layer processing and repeated copying by the CPU stack 44.

FIG. 4D shows the procedure for handling the rare instance when a message for which a fast-path connection has been established, such as shown in FIG. 4C, has a packet that is not easily handled by the CPD. In this case the packet is sent to be processed by the protocol stack 44, which is handed the CCB for that message from cache 62 via a control dialogue with the CPD, as shown by arrow 76, signaling to the CPU to take over processing of that message. Slow-path processing by the protocol stack then results in data (D3) 80 from the packet being sent, as shown by arrow 82, to storage 35. Once the packet has been processed and the error situation corrected, the CCB can be handed back via a control dialogue to the cache 62, so that payload data from subsequent packets of that message can again be sent via the fast-path of the CPD 30. Thus the CPU and CPD together decide whether a given message is to be processed according to fast-path hardware processing or more conventional software processing by the CPU.

Transmission of a message from the host 20 to the network 25 for delivery to remote host 22 also can be processed by either sequential protocol software processing via the CPU or accelerated hardware processing via the CPD 30, as shown in FIG. 5. A message (M) 90 that is selected by CPU 28 from storage 35 can be sent to session layer 42 for processing by stack 44, as shown by arrows 92 and 96. For the situation in which a connection exists and the CPD 30 already has an appropriate CCB for the message, however, data packets can bypass host stack 44 and be sent by DMA directly to memory 60, with the processor 55 adding to each data packet a single header containing all the appropriate protocol layers, and sending the resulting packets to the network 25 for transmission to remote host 22. This fast-path

transmission can greatly accelerate processing for even a single packet, with the acceleration multiplied for a larger message.

A message for which a fast-path connection is not extant thus may benefit from creation of a CCB with appropriate control and state information for guiding fast-path transmission. For a traditional connection-based message, such as typified by TCP/IP or SPX/IPX, the CCB is created during connection initialization dialogue. For a quick-connection message, such as typified by TTCP/IP, the CCB can be created with the same transaction that transmits payload data. In this case, the transmission of payload data may be a reply to a request that was used to set up the fast-path connection. In any case, the CCB provides protocol and status information regarding each of the protocol layers, including which user is involved and storage space for per-transfer information. The CCB is created by protocol stack 44, which then passes the CCB to the CPD 30 by writing to a command register of the CPD, as shown by arrow 98. Guided by the CCB, the processor 55 moves network frame-sized portions of the data from the source in host memory 35 into its own memory 60 using DMA, as depicted by arrow 99. The processor 55 then prepends appropriate headers and checksums to the data portions, and transmits the resulting frames to the network 25, consistent with the restrictions of the associated protocols. After the CPD 30 has received an acknowledgement that all the data has reached its destination, the CPD will then notify the host 35 by writing to a response buffer. Thus, fast-path transmission of data communications also relieves the host CPU of per-frame processing. A vast majority of data transmissions can be sent to the network by the fast-path. Both the input and output fast-paths attain a huge reduction in interrupts by functioning at an upper layer level, i.e., session level or higher, and interactions between the network microprocessor and the host occur using the full transfer sizes which that upper layer wishes to make. For fast-path communications, an interrupt only occurs (at the most) at the beginning and end of an entire upper-layer message transaction, and there are no interrupts for the sending or receiving of each lower layer portion or packet of that transaction.

A simplified intelligent network interface card (INIC) 150 is shown in FIG. 6 to provide a network interface for a host 152. Hardware logic 171 of the INIC 150 is connected to a network 155, with a peripheral bus (PCI) 157 connecting the INIC and host. The host 152 in this embodiment has a TCP/IP protocol stack, which provides a slow-path 158 for sequential software processing of message frames received from the network 155. The host 152 protocol stack includes a data link layer 160, network layer 162, a transport layer 164 and an

1 application layer 166, which provides a source or destination 168 for the communication data
 2 in the host 152. Other layers which are not shown, such as session and presentation layers,
 3 may also be included in the host stack 152, and the source or destination may vary depending
 4 upon the nature of the data and may actually be the application layer.

5 The INIC 150 has a network processor 170 which chooses between processing messages
 6 along a slow-path 158 that includes the protocol stack of the host, or along a fast-path 159 that
 7 bypasses the protocol stack of the host. Each received packet is processed on the fly by
 8 hardware logic 171 contained in INIC 150, so that all of the protocol headers for a packet can
 9 be processed without copying, moving or storing the data between protocol layers. The
 10 hardware logic 171 processes the headers of a given packet at one time as packet bytes pass
 11 through the hardware, by categorizing selected header bytes. Results of processing the
 12 selected bytes help to determine which other bytes of the packet are categorized, until a
 13 summary of the packet has been created, including checksum validations. The processed
 14 headers and data from the received packet are then stored in INIC storage 185, as well as the
 15 word or words summarizing the headers and status of the packet. For a network storage
 16 configuration, the INIC 150 may be connected to a peripheral storage device such as a disk
 17 drive which has an IDE, SCSI or similar interface, with a file cache for the storage device
 18 residing on the memory 185 of the INIC 150. Several such network interfaces may exist for a
 19 host, with each interface having an associated storage device.

20 The hardware processing of message packets received by INIC 150 from network 155 is
 21 shown in more detail in FIG. 7. A received message packet first enters a media access
 22 controller 172, which controls INIC access to the network and receipt of packets and can
 23 provide statistical information for network protocol management. From there, data flows one
 24 byte at a time into an assembly register 174, which in this example is 128 bits wide. The data
 25 is categorized by a fly-by sequencer 178, as will be explained in more detail with regard to
 26 FIG. 8, which examines the bytes of a packet as they fly by, and generates status from those
 27 bytes that will be used to summarize the packet. The status thus created is merged with the
 28 data by a multiplexor 180 and the resulting data stored in SRAM 182. A packet control
 29 sequencer 176 oversees the fly-by sequencer 178, examines information from the media access
 30 controller 172, counts the bytes of data, generates addresses, moves status and manages the
 31 movement of data from the assembly register 174 to SRAM 182 and eventually DRAM 188.
 32 The packet control sequencer 176 manages a buffer in SRAM 182 via SRAM controller 183,

1 and also indicates to a DRAM controller 186 when data needs to be moved from SRAM 182 to
 2 a buffer in DRAM 188. Once data movement for the packet has been completed and all the
 3 data has been moved to the buffer in DRAM 188, the packet control sequencer 176 will move
 4 the status that has been generated in the fly-by sequencer 178 out to the SRAM 182 and to the
 5 beginning of the DRAM 188 buffer to be prepended to the packet data. The packet control
 6 sequencer 176 then requests a queue manager 184 to enter a receive buffer descriptor into a
 7 receive queue, which in turn notifies the processor 170 that the packet has been processed by
 8 hardware logic 171 and its status summarized.

9 FIG. 8 shows that the fly-by sequencer 178 has several tiers, with each tier generally
 10 focusing on a particular portion of the packet header and thus on a particular protocol layer, for
 11 generating status pertaining to that layer. The fly-by sequencer 178 in this embodiment
 12 includes a media access control sequencer 191, a network sequencer 192, a transport sequencer
 13 194 and a session sequencer 195. Sequencers pertaining to higher protocol layers can
 14 additionally be provided. The fly-by sequencer 178 is reset by the packet control sequencer
 15 176 and given pointers by the packet control sequencer that tell the fly-by sequencer whether a
 16 given byte is available from the assembly register 174. The media access control sequencer
 17 191 determines, by looking at bytes 0-5, that a packet is addressed to host 152 rather than or in
 18 addition to another host. Offsets 12 and 13 of the packet are also processed by the media
 19 access control sequencer 191 to determine the type field, for example whether the packet is
 20 Ethernet or 802.3. If the type field is Ethernet those bytes also tell the media access control
 21 sequencer 191 the packet's network protocol type. For the 802.3 case, those bytes instead
 22 indicate the length of the entire frame, and the media access control sequencer 191 will check
 23 eight bytes further into the packet to determine the network layer type.

24 For most packets the network sequencer 192 validates that the header length received has
 25 the correct length, and checksums the network layer header. For fast-path candidates the
 26 network layer header is known to be IP or IPX from analysis done by the media access control
 27 sequencer 191. Assuming for example that the type field is 802.3 and the network protocol is
 28 IP, the network sequencer 192 analyzes the first bytes of the network layer header, which will
 29 begin at byte 22, in order to determine IP type. The first bytes of the IP header will be
 30 processed by the network sequencer 192 to determine what IP type the packet involves.
 31 Determining that the packet involves, for example, IP version 4, directs further processing by
 32 the network sequencer 192, which also looks at the protocol type located ten bytes into the IP

header for an indication of the transport header protocol of the packet. For example, for IP over Ethernet, the IP header begins at offset 14, and the protocol type byte is offset 23, which will be processed by network logic to determine whether the transport layer protocol is TCP, for example. From the length of the network layer header, which is typically 20-40 bytes, network sequencer 192 determines the beginning of the packet's transport layer header for validating the transport layer header. Transport sequencer 194 may generate checksums for the transport layer header and data, which may include information from the IP header in the case of TCP at least.

Continuing with the example of a TCP packet, transport sequencer 194 also analyzes the first few bytes in the transport layer portion of the header to determine, in part, the TCP source and destination ports for the message, such as whether the packet is NetBios or other protocols. Byte 12 of the TCP header is processed by the transport sequencer 194 to determine and validate the TCP header length. Byte 13 of the TCP header contains flags that may, aside from ack flags and push flags, indicate unexpected options, such as reset and fin, that may cause the processor to categorize this packet as an exception. TCP offset bytes 16 and 17 are the checksum, which is pulled out and stored by the hardware logic 171 while the rest of the frame is validated against the checksum.

Session sequencer 195 determines the length of the session layer header, which in the case of NetBios is only four bytes, two of which tell the length of the NetBios payload data, but which can be much larger for other protocols. The session sequencer 195 can also be used to categorize the type of message as read or write, for example, for which the fast-path may be particularly beneficial. Further upper layer logic processing, depending upon the message type, can be performed by the hardware logic 171 of packet control sequencer 176 and fly-by sequencer 178. Thus hardware logic 171 intelligently directs hardware processing of the headers by categorization of selected bytes from a single stream of bytes, with the status of the packet being built from classifications determined on the fly. Once the packet control sequencer 176 detects that all of the packet has been processed by the fly-by sequencer 178, the packet control sequencer 176 adds the status information generated by the fly-by sequencer 178 and any status information generated by the packet control sequencer 176, and prepends (adds to the front) that status information to the packet, for convenience in handling the packet by the processor 170. The additional status information generated by the packet control sequencer 176 includes media access controller 172 status information and any errors

1 discovered, or data overflow in either the assembly register or DRAM buffer, or other
2 miscellaneous information regarding the packet. The packet control sequencer 176 also stores
3 entries into a receive buffer queue and a receive statistics queue via the queue manager 184.
4 An advantage of processing a packet by hardware logic 171 is that the packet does not, in
5 contrast with conventional sequential software protocol processing, have to be stored, moved,
6 copied or pulled from storage for processing each protocol layer header, offering dramatic
7 increases in processing efficiency and savings in processing time for each packet. The packets
8 can be processed at the rate bits are received from the network, for example 100
9 megabits/second for a 100 baseT connection. The time for categorizing a packet received at
10 this rate and having a length of sixty bytes is thus about 5 microseconds. The total time for
11 processing this packet with the hardware logic 171 and sending packet data to its host
12 destination via the fast-path may be about 16 microseconds or less, assuming a 66 MHz PCI
13 bus, whereas conventional software protocol processing by a 300 MHz Pentium II® processor
14 may take as much as 200 microseconds in a busy device. More than an order of magnitude
15 decrease in processing time can thus be achieved with fast-path 159 in comparison with a
16 high-speed CPU employing conventional sequential software protocol processing,
17 demonstrating the dramatic acceleration provided by processing the protocol headers by the
18 hardware logic 171 and processor 170, without even considering the additional time savings
19 afforded by the reduction in CPU interrupts and host bus bandwidth savings.

20 The processor 170 chooses, for each received message packet held in storage 185, whether
21 that packet is a candidate for the fast-path 159 and, if so, checks to see whether a fast-path has
22 already been set up for the connection that the packet belongs to. To do this, the processor 170
23 first checks the header status summary to determine whether the packet headers are of a
24 protocol defined for fast-path candidates. If not, the processor 170 commands DMA
25 controllers in the INIC 150 to send the packet to the host for slow-path 158 processing. Even
26 for a slow-path 158 processing of a message, the INIC 150 thus performs initial procedures
27 such as validation and determination of message type, and passes the validated message at
28 least to the data link layer 160 of the host.

29 For fast-path 159 candidates, the processor 170 checks to see whether the header status
30 summary matches a CCB held by the INIC. If so, the data from the packet is sent along fast-
31 path 159 to the destination 168 in the host. If the fast-path 159 candidate's packet summary
32 does not match a CCB held by the INIC, the packet may be sent to the host 152 for slow-path

processing to create a CCB for the message. Employment of the fast-path 159 may also not be needed or desirable for the case of fragmented messages or other complexities. For the vast majority of messages, however, the INIC fast-path 159 can greatly accelerate message processing. The INIC 150 thus provides a single state machine processor 170 that decides whether to send data directly to its destination, based upon information gleaned on the fly, as opposed to the conventional employment of a state machine in each of several protocol layers for determining the destiny of a given packet.

In processing an indication or packet received at the host 152, a protocol driver of the host selects the processing route based upon whether the indication is fast-path or slow-path. A TCP/IP or SPX/IPX message has a connection that is set up from which a CCB is formed by the driver and passed to the INIC for matching with and guiding the fast-path packet to the connection destination 168. For a TTCP/IP message, the driver can create a connection context for the transaction from processing an initial request packet, including locating the message destination 168, and then passing that context to the INIC in the form of a CCB for providing a fast-path for a reply from that destination. A CCB includes connection and state information regarding the protocol layers and packets of the message. Thus a CCB can include source and destination media access control (MAC) addresses, source and destination IP or IPX addresses, source and destination TCP or SPX ports, TCP variables such as timers, receive and transmit windows for sliding window protocols, and information indicating the session layer protocol.

Caching the CCBs in a hash table in the INIC provides quick comparisons with words summarizing incoming packets to determine whether the packets can be processed via the fast-path 159, while the full CCBs are also held in the INIC for processing. Other ways to accelerate this comparison include software processes such as a B-tree or hardware assists such as a content addressable memory (CAM). When INIC microcode or comparator circuits detect a match with the CCB, a DMA controller places the data from the packet in the destination 168, without any interrupt by the CPU, protocol processing or copying. Depending upon the type of message received, the destination of the data may be the session, presentation or application layers, or a file buffer cache in the host 152.

FIG. 9 shows an INIC 200 connected to a host 202 that is employed as a file server. This INIC provides a network interface for several network connections employing the 802.3u standard, commonly known as Fast Ethernet. The INIC 200 is connected by a PCI bus 205 to

1 the server 202, which maintains a TCP/IP or SPX/IPX protocol stack including MAC layer
2 212, network layer 215, transport layer 217 and application layer 220, with a
3 source/destination 222 shown above the application layer, although as mentioned earlier the
4 application layer can be the source or destination. The INIC is also connected to network lines
5 210, 240, 242 and 244, which are preferably Fast Ethernet, twisted pair, fiber optic, coaxial
6 cable or other lines each allowing data transmission of 100 Mb/s, while faster and slower data
7 rates are also possible. Network lines 210, 240, 242 and 244 are each connected to a dedicated
8 row of hardware circuits which can each validate and summarize message packets received
9 from their respective network line. Thus line 210 is connected with a first horizontal row of
10 sequencers 250, line 240 is connected with a second horizontal row of sequencers 260, line
11 242 is connected with a third horizontal row of sequencers 262 and line 244 is connected with
12 a fourth horizontal row of sequencers 264. After a packet has been validated and summarized
13 by one of the horizontal hardware rows it is stored along with its status summary in storage
14 270.

15 A network processor 230 determines, based on that summary and a comparison with any
16 CCBs stored in the INIC 200, whether to send a packet along a slow-path 231 for processing
17 by the host. A large majority of packets can avoid such sequential processing and have their
18 data portions sent by DMA along a fast-path 237 directly to the data destination 222 in the
19 server according to a matching CCB. Similarly, the fast-path 237 provides an avenue to send
20 data directly from the source 222 to any of the network lines by processor 230 division of the
21 data into packets and addition of full headers for network transmission, again minimizing CPU
22 processing and interrupts. For clarity only horizontal sequencer 250 is shown active; in
23 actuality each of the sequencer rows 250, 260, 262 and 264 offers full duplex communication,
24 concurrently with all other sequencer rows. The specialized INIC 200 is much faster at
25 working with message packets than even advanced general-purpose host CPUs that processes
26 those headers sequentially according to the software protocol stack.

27 One of the most commonly used network protocols for large messages such as file transfers
28 is server message block (SMB) over TCP/IP. SMB can operate in conjunction with redirector
29 software that determines whether a required resource for a particular operation, such as a
30 printer or a disk upon which a file is to be written, resides in or is associated with the host from
31 which the operation was generated or is located at another host connected to the network, such
32 as a file server. SMB and server/redirector are conventionally serviced by the transport layer;

1 in the present invention SMB and redirector can instead be serviced by the INIC. In this case,
2 sending data by the DMA controllers from the INIC buffers when receiving a large SMB
3 transaction may greatly reduce interrupts that the host must handle. Moreover, this DMA
4 generally moves the data to its final destination in the file device cache. An SMB transmission
5 of the present invention follows essentially the reverse of the above described SMB receive,
6 with data transferred from the host to the INIC and stored in buffers, while the associated
7 protocol headers are prepended to the data in the INIC, for transmission via a network line to a
8 remote host. Processing by the INIC of the multiple packets and multiple TCP, IP, NetBios
9 and SMB protocol layers via custom hardware and without repeated interrupts of the host can
10 greatly increase the speed of transmitting an SMB message to a network line.

11 As shown in FIG. 10, for controlling whether a given message is processed by the host 202
12 or by the INIC 200, a message command driver 300 may be installed in host 202 to work in
13 concert with a host protocol stack 310. The command driver 300 can intervene in message
14 reception or transmittal, create CCBs and send or receive CCBs from the INIC 200, so that
15 functioning of the INIC, aside from improved performance, is transparent to a user. Also
16 shown is an INIC memory 304 and an INIC miniport driver 306, which can direct message
17 packets received from network 210 to either the conventional protocol stack 310 or the
18 command protocol stack 300, depending upon whether a packet has been labeled as a fast-path
19 candidate. The conventional protocol stack 310 has a data link layer 312, a network layer 314
20 and a transport layer 316 for conventional, lower layer processing of messages that are not
21 labeled as fast-path candidates and therefore not processed by the command stack 300.
22 Residing above the lower layer stack 310 is an upper layer 318, which represents a session,
23 presentation and/or application layer, depending upon the message communicated. The
24 command driver 300 similarly has a data link layer 320, a network layer 322 and a transport
25 layer 325.

26 The driver 300 includes an upper layer interface 330 that determines, for transmission of
27 messages to the network 210, whether a message transmitted from the upper layer 318 is to be
28 processed by the command stack 300 and subsequently the INIC fast-path, or by the
29 conventional stack 310. When the upper layer interface 330 receives an appropriate message
30 from the upper layer 318 that would conventionally be intended for transmission to the
31 network after protocol processing by the protocol stack of the host, the message is passed to
32 driver 300. The INIC then acquires network-sized portions of the message data for that

transmission via INIC DMA units, prepends headers to the data portions and sends the resulting message packets down the wire. Conversely, in receiving a TCP, TTCP, SPX or similar message packet from the network 210 to be used in setting up a fast-path connection, miniport driver 306 diverts that message packet to command driver 300 for processing. The driver 300 processes the message packet to create a context for that message, with the driver 302 passing the context and command instructions back to the INIC 200 as a CCB for sending data of subsequent messages for the same connection along a fast-path. Hundreds of TCP, TTCP, SPX or similar CCB connections may be held indefinitely by the INIC, although a least recently used (LRU) algorithm is employed for the case when the INIC cache is full. The driver 300 can also create a connection context for a TTCP request which is passed to the INIC 200 as a CCB, allowing fast-path transmission of a TTCP reply to the request. A message having a protocol that is not accelerated can be processed conventionally by protocol stack 310.

FIG. 11 shows a TCP/IP implementation of command driver software for Microsoft® protocol messages. A conventional host protocol stack 350 includes MAC layer 353, IP layer 355 and TCP layer 358. A command driver 360 works in concert with the host stack 350 to process network messages. The command driver 360 includes a MAC layer 363, an IP layer 366 and an Alacritech TCP (ATCP) layer 373. The conventional stack 350 and command driver 360 share a network driver interface specification (NDIS) layer 375, which interacts with the INIC miniport driver 306. The INIC miniport driver 306 sorts receive indications for processing by either the conventional host stack 350 or the ATCP driver 360. A TDI filter driver and upper layer interface 380 similarly determines whether messages sent from a TDI user 382 to the network are diverted to the command driver and perhaps to the fast-path of the INIC, or processed by the host stack.

FIG. 12 depicts a typical SMB exchange between a client 190 and server 290, both of which have communication devices of the present invention, the communication devices each holding a CCB defining their connection for fast-path movement of data. The client 190 includes INIC 150, 802.3 compliant data link layer 160, IP layer 162, TCP layer 164, NetBios layer 166, and SMB layer 168. The client has a slow-path 157 and fast-path 159 for communication processing. Similarly, the server 290 includes INIC 200, 802.3 compliant data link layer 212, IP layer 215, TCP layer 217, NetBios layer 220, and SMB 222. The server is

connected to network lines 240, 242 and 244, as well as line 210 which is connected to client 190. The server also has a slow-path 231 and fast-path 237 for communication processing. Assuming that the client 190 wishes to read a 100KB file on the server 290, the client may begin by sending a Read Block Raw (RBR) SMB command across network 210 requesting the first 64 KB of that file on the server 290. The RBR command may be only 76 bytes, for example, so the INIC 200 on the server will recognize the message type (SMB) and relatively small message size, and send the 76 bytes directly via the fast-path to NetBios of the server. NetBios will give the data to SMB, which processes the Read request and fetches the 64KB of data into server data buffers. SMB then calls NetBios to send the data, and NetBios outputs the data for the client. In a conventional host, NetBios would call TCP output and pass 64 KB to TCP, which would divide the data into 1460 byte segments and output each segment via IP and eventually MAC (slow-path 231). In the present case, the 64KB data goes to the ATCP driver along with an indication regarding the client-server SMB connection, which indicates a CCB held by the INIC. The INIC 200 then proceeds to DMA 1460 byte segments from the host buffers, add the appropriate headers for TCP, IP and MAC at one time, and send the completed packets on the network 210 (fast-path 237). The INIC 200 will repeat this until the whole 64KB transfer has been sent. Usually after receiving acknowledgement from the client that the 64KB has been received, the INIC will then send the remaining 36KB also by the fast-path 237.

With INIC 150 operating on the client 190 when this reply arrives, the INIC 150 recognizes from the first frame received that this connection is receiving fast-path 159 processing (TCP/IP, NetBios, matching a CCB), and the ATCP may use this first frame to acquire buffer space for the message. This latter case is done by passing the first 128 bytes of the NetBios portion of the frame via the ATCP fast-path directly to the host NetBios; that will give NetBios/SMB all of the frame's headers. NetBios/SMB will analyze these headers, realize by matching with a request ID that this is a reply to the original RawRead connection, and give the ATCP a 64K list of buffers into which to place the data. At this stage only one frame has arrived, although more may arrive while this processing is occurring. As soon as the client buffer list is given to the ATCP, it passes that transfer information to the INIC 150, and the INIC 150 starts DMAing any frame data that has accumulated into those buffers.

FIG. 13 provides a simplified diagram of the INIC 200, which combines the functions of a network interface controller and a protocol processor in a single ASIC chip 400. The INIC

200 in this embodiment offers a full-duplex, four channel, 10/100-Megabit per second (Mbps) intelligent network interface controller that is designed for high speed protocol processing for server applications. Although designed specifically for server applications, the INIC 200 can be connected to personal computers, workstations, routers or other hosts anywhere that TCP/IP, TTCP/IP or SPX/IPX protocols are being utilized.

The INIC 200 is connected with four network lines 210, 240, 242 and 244, which may transport data along a number of different conduits, such as twisted pair, coaxial cable or optical fiber, each of the connections providing a media independent interface (MII) via commercially available physical layer chips, such as model 80220/80221 Ethernet Media Interface Adapter from SEEQ Technology Incorporated, 47200 Bayside Parkway, Fremont, CA 94538. The lines preferably are 802.3 compliant and in connection with the INIC constitute four complete Ethernet nodes, the INIC supporting 10Base-T, 10Base-T2, 100Base-TX, 100Base-FX and 100Base-T4 as well as future interface standards. Physical layer identification and initialization is accomplished through host driver initialization routines. The connection between the network lines 210, 240, 242 and 244 and the INIC 200 is controlled by MAC units MAC-A 402, MAC-B 404, MAC-C 406 and MAC-D 408 which contain logic circuits for performing the basic functions of the MAC sublayer, essentially controlling when the INIC accesses the network lines 210, 240, 242 and 244. The MAC units 402-408 may act in promiscuous, multicast or unicast modes, allowing the INIC to function as a network monitor, receive broadcast and multicast packets and implement multiple MAC addresses for each node. The MAC units 402-408 also provide statistical information that can be used for simple network management protocol (SNMP).

The MAC units 402, 404, 406 and 408 are each connected to a transmit and receive sequencer, XMT & RCV-A 418, XMT & RCV-B 420, XMT & RCV-C 422 and XMT & RCV-D 424, by wires 410, 412, 414 and 416, respectively. Each of the transmit and receive sequencers can perform several protocol processing steps on the fly as message frames pass through that sequencer. In combination with the MAC units, the transmit and receive sequencers 418-422 can compile the packet status for the data link, network, transport, session and, if appropriate, presentation and application layer protocols in hardware, greatly reducing the time for such protocol processing compared to conventional sequential software engines. The transmit and receive sequencers 410-414 are connected, by lines 426, 428, 430 and 432 to an SRAM and DMA controller 444, which includes DMA controllers 438 and SRAM

1 controller 442. Static random access memory (SRAM) buffers 440 are coupled with SRAM
2 controller 442 by line 441. The SRAM and DMA controllers 444 interact across line 446 with
3 external memory control 450 to send and receive frames via external memory bus 455 to and
4 from dynamic random access memory (DRAM) buffers 460, which is located adjacent to the
5 IC chip 400. The DRAM buffers 460 may be configured as 4 MB, 8 MB, 16 MB or 32 MB,
6 and may optionally be disposed on the chip. The SRAM and DMA controllers 444 are
7 connected via line 464 to a PCI Bus Interface Unit (BIU) 468, which manages the interface
8 between the INIC 200 and the PCI interface bus 257. The 64-bit, multiplexed BIU 468
9 provides a direct interface to the PCI bus 257 for both slave and master functions. The INIC
10 200 is capable of operating in either a 64-bit or 32-bit PCI environment, while supporting 64-
11 bit addressing in either configuration.

12 A microprocessor 470 is connected by line 472 to the SRAM and DMA controllers 444,
13 and connected via line 475 to the PCI BIU 468. Microprocessor 470 instructions and register
14 files reside in an on chip control store 480, which includes a writable on-chip control store
15 (WCS) of SRAM and a read only memory (ROM), and is connected to the microprocessor by
16 line 477. The microprocessor 470 offers a programmable state machine which is capable of
17 processing incoming frames, processing host commands, directing network traffic and
18 directing PCI bus traffic. Three processors are implemented using shared hardware in a three
19 level pipelined architecture that launches and completes a single instruction for every clock
20 cycle. A receive processor 482 is primarily used for receiving communications while a
21 transmit processor 484 is primarily used for transmitting communications in order to facilitate
22 full duplex communication, while a utility processor 486 offers various functions including
23 overseeing and controlling PCI register access.

24 The instructions for the three processors 482, 484 and 486 reside in the on-chip control-
25 store 480. Thus the functions of the three processors can be easily redefined, so that the
26 microprocessor 470 can adapted for a given environment. For instance, the amount of
27 processing required for receive functions may outweigh that required for either transmit or
28 utility functions. In this situation, some receive functions may be performed by the transmit
29 processor 484 and/or the utility processor 486. Alternatively, an additional level of pipelining
30 can be created to yield four or more virtual processors instead of three, with the additional
31 level devoted to receive functions.

1 The INIC 200 in this embodiment can support up to 256 CCBs which are maintained in a
 2 table in the DRAM 460. There is also, however, a CCB index in hash order in the SRAM 440
 3 to save sequential searching. Once a hash has been generated, the CCB is cached in SRAM,
 4 with up to sixteen cached CCBs in SRAM in this example. Allocation of the sixteen CCBs
 5 cached in SRAM is handled by a least recently used register, described below. These cache
 6 locations are shared between the transmit 484 and receive 486 processors so that the processor
 7 with the heavier load is able to use more cache buffers. There are also eight header buffers
 8 and eight command buffers to be shared between the sequencers. A given header or command
 9 buffer is not statically linked to a specific CCB buffer, as the link is dynamic on a per-frame
 10 basis.

11 FIG. 14 shows an overview of the pipelined microprocessor 470, in which instructions for
 12 the receive, transmit and utility processors are executed in three alternating phases according
 13 to Clock increments I, II and III, the phases corresponding to each of the pipeline stages. Each
 14 phase is responsible for different functions, and each of the three processors occupies a
 15 different phase during each Clock increment. Each processor usually operates upon a different
 16 instruction stream from the control store 480, and each carries its own program counter and
 17 status through each of the phases.

18 In general, a first instruction phase 500 of the pipelined microprocessors completes an
 19 instruction and stores the result in a destination operand, fetches the next instruction, and
 20 stores that next instruction in an instruction register. A first register set 490 provides a number
 21 of registers including the instruction register, and a set of controls 492 for first register set
 22 provides the controls for storage to the first register set 490. Some items pass through the first
 23 phase without modification by the controls 492, and instead are simply copied into the first
 24 register set 490 or a RAM file register 533. A second instruction phase 560 has an instruction
 25 decoder and operand multiplexer 498 that generally decodes the instruction that was stored in
 26 the instruction register of the first register set 490 and gathers any operands which have been
 27 generated, which are then stored in a decode register of a second register set 496. The first
 28 register set 490, second register set 496 and a third register set 501, which is employed in a
 29 third instruction phase 600, include many of the same registers, as will be seen in the more
 30 detailed views of FIGs. 15A-C. The instruction decoder and operand multiplexer 498 can read
 31 from two address and data ports of the RAM file register 533, which operates in both the first
 32 phase 500 and second phase 560. A third phase 600 of the processor 470 has an arithmetic

1 logic unit (ALU) 602 which generally performs any ALU operations on the operands from the
 2 second register set, storing the results in a results register included in the third register set 501.
 3 A stack exchange 608 can reorder register stacks, and a queue manager 503 can arrange
 4 queues for the processor 470, the results of which are stored in the third register set.
 5 The instructions continue with the first phase then following the third phase, as depicted by a
 6 circular pipeline 505. Note that various functions have been distributed across the three phases
 7 of the instruction execution in order to minimize the combinatorial delays within any given
 8 phase. With a frequency in this embodiment of 66 MHz, each Clock increment takes 15
 9 nanoseconds to complete, for a total of 45 nanoseconds to complete one instruction for each of
 10 the three processors. The rotating instruction phases are depicted in more detail in FIGs. 15A-
 11 C, in which each phase is shown in a different figure.

12 More particularly, FIG. 15A shows some specific hardware functions of the first phase 500,
 13 which generally includes the first register set 490 and related controls 492. The controls for the
 14 first register set 492 includes an SRAM control 502, which is a logical control for loading
 15 address and write data into SRAM address and data registers 520. Thus the output of the ALU
 16 602 from the third phase 600 may be placed by SRAM control 502 into an address register or
 17 data register of SRAM address and data registers 520. A load control 504 similarly provides
 18 controls for writing a context for a file to file context register 522, and another load control
 19 506 provides controls for storing a variety of miscellaneous data to flip-flop registers 525.
 20 ALU condition codes, such as whether a carried bit is set, get clocked into ALU condition
 21 codes register 528 without an operation performed in the first phase 500. Flag decodes 508
 22 can perform various functions, such as setting locks, that get stored in flag registers 530.

23 The RAM file register 533 has a single write port for addresses and data and two read ports
 24 for addresses and data, so that more than one register can be read from at one time. As noted
 25 above, the RAM file register 533 essentially straddles the first and second phases, as it is
 26 written in the first phase 500 and read from in the second phase 560. A control store
 27 instruction 510 allows the reprogramming of the processors due to new data in from the
 28 control store 480, not shown in this figure, the instructions stored in an instruction register
 29 535. The address for this is generated in a fetch control register 511, which determines which
 30 address to fetch, the address stored in fetch address register 538. Load control 515 provides
 31 instructions for a program counter 540, which operates much like the fetch address for the
 32 control store. A last-in first-out stack 544 of three registers is copied to the first register set

without undergoing other operations in this phase. Finally, a load control 517 for a debug address 548 is optionally included, which allows correction of errors that may occur.

FIG. 15B depicts the second microprocessor phase 560, which includes reading addresses and data out of the RAM file register 533. A scratch SRAM 565 is written from SRAM address and data register 520 of the first register set, which includes a register that passes through the first two phases to be incremented in the third. The scratch SRAM 565 is read by the instruction decoder and operand multiplexer 498, as are most of the registers from the first register set, with the exception of the stack 544, debug address 548 and SRAM address and data register mentioned above. The instruction decoder and operand multiplexer 498 looks at the various registers of set 490 and SRAM 565, decodes the instructions and gathers the operands for operation in the next phase, in particular determining the operands to provide to the ALU 602 below. The outcome of the instruction decoder and operand multiplexer 498 is stored to a number of registers in the second register set 496, including ALU operands 579 and 582, ALU condition code register 580, and a queue channel and command 587 register, which in this embodiment can control thirty-two queues. Several of the registers in set 496 are loaded fairly directly from the instruction register 535 above without substantial decoding by the decoder 498, including a program control 590, a literal field 589, a test select 584 and a flag select 585. Other registers such as the file context 522 of the first phase 500 are always stored in a file context 577 of the second phase 560, but may also be treated as an operand that is gathered by the multiplexer 572. The stack registers 544 are simply copied in stack register 594. The program counter 540 is incremented 568 in this phase and stored in register 592. Also incremented 570 is the optional debug address 548, and a load control 575 may be fed from the pipeline 505 at this point in order to allow error control in each phase, the result stored in debug address 598.

FIG. 15C depicts the third microprocessor phase 600, which includes ALU and queue operations. The ALU 602 includes an adder, priority encoders and other standard logic functions. Results of the ALU are stored in registers ALU output 618, ALU condition codes 620 and destination operand results 622. A file context register 616, flag select register 626 and literal field register 630 are simply copied from the previous phase 560. A test multiplexer 604 is provided to determine whether a conditional jump results in a jump, with the results stored in a test results register 624. The test multiplexer 604 may instead be performed in the first phase 500 along with similar decisions such as fetch control 511. A stack exchange 608

shifts a stack up or down by fetching a program counter from stack 594 or putting a program counter onto that stack, results of which are stored in program control 634, program counter 638 and stack 640 registers. The SRAM address may optionally be incremented in this phase 600. Another load control 610 for another debug address 642 may be forced from the pipeline 505 at this point in order to allow error control in this phase also. A QRAM & QALU 606, shown together in this figure, read from the queue channel and command register 587, store in SRAM and rearrange queues, adding or removing data and pointers as needed to manage the queues of data, sending results to the test multiplexer 604 and a queue flags and queue address register 628. Thus the QRAM & QALU 606 assume the duties of managing queues for the three processors, a task conventionally performed sequentially by software on a CPU, the queue manager 606 instead providing accelerated and substantially parallel hardware queuing.

FIG. 16 depicts two of the thirty-two hardware queues that are managed by the queue manager 606, with each of the queues having an SRAM head, an SRAM tail and the ability to queue information in a DRAM body as well, allowing expansion and individual configuration of each queue. Thus FIFO 700 has SRAM storage units, 705, 707, 709 and 711, each containing eight bytes for a total of thirty-two bytes, although the number and capacity of these units may vary in other embodiments. Similarly, FIFO 702 has SRAM storage units 713, 715, 717 and 719. SRAM units 705 and 707 are the head of FIFO 700 and units 709 and 711 are the tail of that FIFO, while units 713 and 715 are the head of FIFO 702 and units 717 and 719 are the tail of that FIFO. Information for FIFO 700 may be written into head units 705 or 707, as shown by arrow 722, and read from tail units 711 or 709, as shown by arrow 725. A particular entry, however, may be both written to and read from head units 705 or 707, or may be both written to and read from tail units 709 or 711, minimizing data movement and latency. Similarly, information for FIFO 702 is typically written into head units 713 or 715, as shown by arrow 733, and read from tail units 717 or 719, as shown by arrow 739, but may instead be read from the same head or tail unit to which it was written.

The SRAM FIFOS 700 and 702 are both connected to DRAM 460, which allows virtually unlimited expansion of those FIFOS to handle situations in which the SRAM head and tail are full. For example a first of the thirty-two queues, labeled Q-zero, may queue an entry in DRAM 460, as shown by arrow 727, by DMA units acting under direction of the queue manager, instead of being queued in the head or tail of FIFO 700. Entries stored in DRAM 460 return to SRAM unit 709, as shown by arrow 730, extending the length and fall-through

time of that FIFO. Diversion from SRAM to DRAM is typically reserved for when the SRAM is full, since DRAM is slower and DMA movement causes additional latency. Thus Q-zero may comprise the entries stored by queue manager 606 in both the FIFO 700 and the DRAM 460. Likewise, information bound for FIFO 702, which may correspond to Q-twenty-seven, for example, can be moved by DMA into DRAM 460, as shown by arrow 735. The capacity for queuing in cost-effective albeit slower DRAM 460 is user-definable during initialization, allowing the queues to change in size as desired. Information queued in DRAM 460 is returned to SRAM unit 717, as shown by arrow 737.

Status for each of the thirty-two hardware queues is conveniently maintained in and accessed from a set 740 of four, thirty-two bit registers, as shown in FIG. 17, in which a specific bit in each register corresponds to a specific queue. The registers are labeled Q-Out_Ready 745, Q-In_Ready 750, Q-Empty 755 and Q-Full 760. If a particular bit is set in the Q-Out_Ready register 750, the queue corresponding to that bit contains information that is ready to be read, while the setting of the same bit in the Q-In_Ready 752 register means that the queue is ready to be written. Similarly, a positive setting of a specific bit in the Q-Empty register 755 means that the queue corresponding to that bit is empty, while a positive setting of a particular bit in the Q-Full register 760 means that the queue corresponding to that bit is full. Thus Q-Out_Ready 745 contains bits zero 746 through thirty-one 748, including bits twenty-seven 752, twenty-eight 754, twenty-nine 756 and thirty 758. Q-In_Ready 750 contains bits zero 762 through thirty-one 764, including bits twenty-seven 766, twenty-eight 768, twenty-nine 770 and thirty 772. Q-Empty 755 contains bits zero 774 through thirty-one 776, including bits twenty-seven 778, twenty-eight 780, twenty-nine 782 and thirty 784, and Q-full 760 contains bits zero 786 through thirty-one 788, including bits twenty-seven 790, twenty-eight 792, twenty-nine 794 and thirty 796.

Q-zero, corresponding to FIFO 700, is a free buffer queue, which holds a list of addresses for all available buffers. This queue is addressed when the microprocessor or other devices need a free buffer address, and so commonly includes appreciable DRAM 460. Thus a device needing a free buffer address would check with Q-zero to obtain that address. Q-twenty-seven, corresponding to FIFO 702, is a receive buffer descriptor queue. After processing a received frame by the receive sequencer the sequencer looks to store a descriptor for the frame in Q-twenty-seven. If a location for such a descriptor is immediately available in SRAM, bit twenty-seven 766 of Q-In_Ready 750 will be set. If not, the sequencer must wait for the queue

manager to initiate a DMA move from SRAM to DRAM, thereby freeing space to store the receive descriptor.

Operation of the queue manager, which manages movement of queue entries between SRAM and the processor, the transmit and receive sequencers, and also between SRAM and DRAM, is shown in more detail in FIG. 18. Requests which utilize the queues include Processor Request 802, Transmit Sequencer Request 804, and Receive Sequencer Request 806. Other requests for the queues are DRAM to SRAM Request 808 and SRAM to DRAM Request 810, which operate on behalf of the queue manager in moving data back and forth between the DRAM and the SRAM head or tail of the queues. Determining which of these various requests will get to use the queue manager in the next cycle is handled by priority logic Arbiter 815. To enable high frequency operation the queue manager is pipelined, with Register A 818 and Register B 820 providing temporary storage, while Status Register 822 maintains status until the next update. The queue manager reserves even cycles for DMA, receive and transmit sequencer requests and odd cycles for processor requests. Dual ported QRAM 825 stores variables regarding each of the queues, the variables for each queue including a Head Write Pointer, Head Read Pointer, Tail Write Pointer and Tail Read Pointer corresponding to the queue's SRAM condition, and a Body Write Pointer and Body Read Pointer corresponding to the queue's DRAM condition and the queue's size.

After Arbiter 815 has selected the next operation to be performed, the variables of QRAM 825 are fetched and modified according to the selected operation by a QALU 828, and an SRAM Read Request 830 or an SRAM Write Request 840 may be generated. The variables are updated and the updated status is stored in Status Register 822 as well as QRAM 825. The status is also fed to Arbiter 815 to signal that the operation previously requested has been fulfilled, inhibiting duplication of requests. The Status Register 822 updates the four queue registers Q-Out_Ready 745, Q-In_Ready 750, Q-Empty 755 and Q-Full 760 to reflect the new status of the queue that was accessed. Similarly updated are SRAM Addresses 833, Body Write Request 835 and Body Read Requests 838, which are accessed via DMA to and from SRAM head and tails for that queue. Alternatively, various processes may wish to write to a queue, as shown by Q Write Data 844, which are selected by multiplexor 846, and pipelined to SRAM Write Request 840. The SRAM controller services the read and write requests by writing the tail or reading the head of the accessed queue and returning an acknowledge. In this manner the various queues are utilized and their status updated.

FIGs. 19A-C show a least-recently-used register 900 that is employed for choosing which contexts or CCBs to maintain in INIC cache memory. The INIC in this embodiment can cache up to sixteen CCBs in SRAM at a given time, and so when a new CCB is cached an old one must often be discarded, the discarded CCB usually chosen according to this register 900 to be the CCB that has been used least recently. In this embodiment, a hash table for up to two hundred fifty-six CCBs is also maintained in SRAM, while up to two hundred fifty-six full CCBs are held in DRAM. The least-recently-used register 900 contains sixteen four-bit blocks labeled R0-R15, each of which corresponds to an SRAM cache unit. Upon initialization, the blocks are numbered 0-15, with number 0 arbitrarily stored in the block representing the least recently used (LRU) cache unit and number 15 stored in the block representing the most recently used (MRU) cache unit. FIG. 19A shows the register 900 at an arbitrary time when the LRU block R0 holds the number 9 and the MRU block R15 holds the number 6.

When a different CCB than is currently being held in SRAM is to be cached, the LRU block R0 is read, which in FIG. 19A holds the number 9, and the new CCB is stored in the SRAM cache unit corresponding to number 9. Since the new CCB corresponding to number 9 is now the most recently used CCB, the number 9 is stored in the MRU block, as shown in FIG. 19B. The other numbers are all shifted one register block to the left, leaving the number 1 in the LRU block. The CCB that had previously been cached in the SRAM unit corresponding to number 9 has been moved to slower but more cost-effective DRAM.

FIG. 19C shows the result when the next CCB used had already been cached in SRAM. In this example, the CCB was cached in an SRAM unit corresponding to number 10, and so after employment of that CCB, number 10 is stored in the MRU block. Only those numbers which had previously been more recently used than number 10 (register blocks R9-R15) are shifted to the left, leaving the number 1 in the LRU block. In this manner the INIC maintains the most active CCBs in SRAM cache.

In some cases a CCB being used is one that is not desirable to hold in the limited cache memory. For example, it is preferable not to cache a CCB for a context that is known to be closing, so that other cached CCBs can remain in SRAM longer. In this case, the number representing the cache unit holding the decacheable CCB is stored in the LRU block R0 rather than the MRU block R15, so that the decacheable CCB will be replaced immediately upon employment of a new CCB that is cached in the SRAM unit corresponding to the number held in the LRU block R0. FIG. 19D shows the case for which number 8 (which had been in block

R9 in FIG. 19C) corresponds to a CCB that will be used and then closed. In this case number 8 has been removed from block R9 and stored in the LRU block R0. All the numbers that had previously been stored to the left of block R9 (R1-R8) are then shifted one block to the right.

FIG. 20 shows some of the logical units employed to operate the least-recently-used register 900. An array of sixteen, three or four input multiplexors 910, of which only multiplexors MUX0, MUX7, MUX8, MUX9 and MUX15 are shown for clarity, have outputs fed into the corresponding sixteen blocks of least-recently-used register 900. For example, the output of MUX0 is stored in block R0, the output of MUX7 is stored in block R7, etc. The value of each of the register blocks is connected to an input for its corresponding multiplexor and also into inputs for both adjacent multiplexors, for use in shifting the block numbers. For instance, the number stored in R8 is fed into inputs for MUX7, MUX8 and MUX9. MUX0 and MUX15 each have only one adjacent block, and the extra input for those multiplexors is used for the selection of LRU and MRU blocks, respectively. MUX15 is shown as a four-input multiplexor, with input 915 providing the number stored on R0.

An array of sixteen comparators 920 each receives the value stored in the corresponding block of the least-recently-used register 900. Each comparator also receives a signal from processor 470 along line 935 so that the register block having a number matching that sent by processor 470 outputs true to logic circuits 930 while the other fifteen comparators output false. Logic circuits 930 control a pair of select lines leading to each of the multiplexors, for selecting inputs to the multiplexors and therefore controlling shifting of the register block numbers. Thus select lines 939 control MUX0, select lines 944 control MUX7, select lines 949 control MUX8, select lines 954 control MUX9 and select lines 959 control MUX15.

When a CCB is to be used, processor 470 checks to see whether the CCB matches a CCB currently held in one of the sixteen cache units. If a match is found, the processor sends a signal along line 935 with the block number corresponding to that cache unit, for example number 12. Comparators 920 compare the signal from that line 935 with the block numbers and comparator C8 provides a true output for the block R8 that matches the signal, while all the other comparators output false. Logic circuits 930, under control from the processor 470, use select lines 959 to choose the input from line 935 for MUX15, storing the number 12 in the MRU block R15. Logic circuits 930 also send signals along the pairs of select lines for MUX8 and higher multiplexors, aside from MUX15, to shift their output one block to the left, by selecting as inputs to each multiplexor MUX8 and higher the value that had been stored in

1 register blocks one block to the right (R9-R15). The outputs of multiplexors that are to the left
2 of MUX8 are selected to be constant.

3 If processor 470 does not find a match for the CCB among the sixteen cache units, on the
4 other hand, the processor reads from LRU block R0 along line 966 to identify the cache
5 corresponding to the LRU block, and writes the data stored in that cache to DRAM. The
6 number that was stored in R0, in this case number 3, is chosen by select lines 959 as input 915
7 to MUX15 for storage in MRU block R15. The other fifteen multiplexors output to their
8 respective register blocks the numbers that had been stored each register block immediately to
9 the right.

10 For the situation in which the processor wishes to remove a CCB from the cache after use,
11 the LRU block R0 rather than the MRU block R15 is selected for placement of the number
12 corresponding to the cache unit holding that CCB. The number corresponding to the CCB to
13 be placed in the LRU block R0 for removal from SRAM (for example number 1, held in block
14 R9) is sent by processor 470 along line 935, which is matched by comparator C9. The
15 processor instructs logic circuits 930 to input the number 1 to R0, by selecting with lines 939
16 input 935 to MUX0. Select lines 954 to MUX9 choose as input the number held in register
17 block R8, so that the number from R8 is stored in R9. The numbers held by the other register
18 blocks between R0 and R9 are similarly shifted to the right, whereas the numbers in register
19 blocks to the right of R9 are left constant. This frees scarce cache memory from maintaining
20 closed CCBs for many cycles while their identifying numbers move through register blocks
21 from the MRU to the LRU blocks.

22

23

Figure 21 is another diagram of Intelligent Network Interface Card (INIC) 200 of Figure 13. INIC card 200 includes a Physical Layer Interface (PHY) chip 2100, ASIC chip 400 and Dynamic Random Access Memory (DRAM) 460. PHY chip 2100 couples INIC card 200 to network line 210 via a network connector 2101. INIC card 200 is coupled to the CPU of the host (for example, CPU 28 of host 20 of Figure 1) via card edge connector 2107 and PCI bus 257. ASIC chip 400 includes a Media Access Control (MAC) unit 402, a sequencers block 2103, SRAM control 442, SRAM 440, DRAM control 450, a queue manager 2103, a processor 470, and a PCI bus interface unit 468. Structure and operation of queue manager 2103 is described above in connection with Figure 18 and in U.S. Patent Application Serial Number 09/416,925, entitled "Queue System For Microprocessors", attorney docket no. ALA-005, filed October 13, 1999, by Daryl D. Starr and Clive M. Philbrick (the subject matter of which is incorporated herein by reference). Sequencers block 2102 includes a transmit sequencer 2104, a receive sequencer 2105, and configuration registers 2106. A MAC destination address is stored in configuration register 2106. Part of the program code executed by processor 470 is contained in ROM (not shown) and part is located in a writeable control store SRAM (not shown). The program is downloaded into the writeable control store SRAM at initialization from the host 20.

Figure 22 is a more detailed diagram of receive sequencer 2105. Receive sequencer 2105 includes a data synchronization buffer 2200, a packet synchronization sequencer 2201, a data assembly register 2202, a protocol analyzer 2203, a packet processing sequencer 2204, a queue manager interface 2205, and a Direct Memory Access (DMA) control block 2206. The packet synchronization sequencer 2201 and data synchronization buffer 2200 utilize a network-synchronized clock of MAC 402, whereas the remainder of the receive sequencer 2105 utilizes a fixed-frequency clock. Dashed line 2221 indicates the clock domain boundary.

CD Appendix A contains a complete hardware description (verilog code) of an embodiment of receive sequencer 2105. Signals in the verilog code are named to designate their functions. Individual sections of the verilog code are identified and labeled with comment lines. Each of these sections describes hardware in a block of the receive sequencer 2105 as set forth below in Table 1.

1

SECTION OF VERILOG CODE	BLOCK OF FIG. 22
Synchronization Interface	2201
Sync-Buffer Read-Ptr Synchronizers	2201
Packet-Synchronization Sequencer	2201
Data Synchronization Buffer	2201 and 2200
Synchronized Status for Link-Destination-Address	2201
Synchronized Status-Vector	2201
Synchronization Interface	2204
Receive Packet Control and Status	2204
Buffer-Descriptor	2201
Ending Packet Status	2201
AssyReg shift-in. Mac -> AssyReg.	2202 and 2204
Fifo shift-in. AssyReg -> Sram Fifo	2206
Fifo ShiftOut Burst. SramFifo -> DramBuffer	2206
Fly-By Protocol Analyzer; Frame, Network and Transport Layers	2203
Link Pointer	2203
Mac address detection	2203
Magic pattern detection	2203
Link layer and network layer detection	2203
Network counter	2203
Control Packet analysis	2203
Network header analysis	2203
Transport layer counter	2203
Transport header analysis	2203
Pseudo-header stuff	2203
Free-Descriptor Fetch	2205
Receive-Descriptor Store	2205
Receive-Vector Store	2205
Queue-manager interface-mux	2205
Pause Clock Generator	2201
Pause Timer	2204

2

3

TABLE 1

4 Operation of receive sequencer 2105 of Figures 21 and 22 is now described in connection
5 with the receipt onto INIC card 200 of a TCP/IP packet from network line 210. At
6 initialization time, processor 470 partitions DRAM 460 into buffers. Receive sequencer 2105
7 uses the buffers in DRAM 460 to store incoming network packet data as well as status
8 information for the packet. Processor 470 creates a 32-bit buffer descriptor for each buffer. A
9 buffer descriptor indicates the size and location in DRAM of its associated buffer. Processor
10 470 places these buffer descriptors on a "free-buffer queue" 2108 by writing the descriptors to
11 the queue manager 2103. Queue manager 2103 maintains multiple queues including the "free-
12 buffer queue" 2108. In this implementation, the heads and tails of the various queues are
13 located in SRAM 440, whereas the middle portion of the queues are located in DRAM 460.

Lines 2229 comprise a request mechanism involving a request line and address lines. Similarly, lines 2230 comprise a request mechanism involving a request line and address lines. Queue manager 2103 uses lines 2229 and 2230 to issue requests to transfer queue information from DRAM to SRAM or from SRAM to DRAM.

The queue manager interface 2205 of the receive sequencer always attempts to maintain a free buffer descriptor 2207 for use by the packet processing sequencer 2204. Bit 2208 is a ready bit that indicates that free-buffer descriptor 2207 is available for use by the packet processing sequencer 2204. If queue manager interface 2205 does not have a free buffer descriptor (bit 2208 is not set), then queue manager interface 2205 requests one from queue manager 2103 via request line 2209. (Request line 2209 is actually a bus which communicates the request, a queue ID, a read/write signal and data if the operation is a write to the queue.)

In response, queue manager 2103 retrieves a free buffer descriptor from the tail of the “free buffer queue” 2108 and then alerts the queue manager interface 2205 via an acknowledge signal on acknowledge line 2210. When queue manager interface 2205 receives the acknowledge signal, the queue manager interface 2205 loads the free buffer descriptor 2207 and sets the ready bit 2208. Because the free buffer descriptor was in the tail of the free buffer queue in SRAM 440, the queue manager interface 2205 actually receives the free buffer descriptor 2207 from the read data bus 2228 of the SRAM control block 442. Packet processing sequencer 2204 requests a free buffer descriptor 2207 via request line 2211. When the queue manager interface 2205 retrieves the free buffer descriptor 2207 and the free buffer descriptor 2207 is available for use by the packet processing sequencer, the queue manager interface 2205 informs the packet processing sequencer 2204 via grant line 2212. By this process, a free buffer descriptor is made available for use by the packet processing sequencer 2204 and the receive sequencer 2105 is ready to process an incoming packet.

Next, a TCP/IP packet is received from the network line 210 via network connector 2101 and Physical Layer Interface (PHY) 2100. PHY 2100 supplies the packet to MAC 402 via a Media Independent Interface (MII) parallel bus 2109. MAC 402 begins processing the packet and asserts a “start of packet” signal on line 2213 indicating that the beginning of a packet is being received. When a byte of data is received in the MAC and is available at the MAC outputs 2215, MAC 402 asserts a “data valid” signal on line 2214. Upon receiving the “data valid” signal, the packet synchronization sequencer 2201 instructs the data synchronization buffer 2200 via load signal line 2222 to load the received byte from data lines 2215. Data

1 synchronization buffer 2200 is four bytes deep. The packet synchronization sequencer 2201
2 then increments a data synchronization buffer write pointer. This data synchronization buffer
3 write pointer is made available to the packet processing sequencer 2204 via lines 2216.
4 Consecutive bytes of data from data lines 2215 are clocked into the data synchronization
5 buffer 2200 in this way.

6 A data synchronization buffer read pointer available on lines 2219 is maintained by the
7 packet processing sequencer 2204. The packet processing sequencer 2204 determines that
8 data is available in data synchronization buffer 2200 by comparing the data synchronization
9 buffer write pointer on lines 2216 with the data synchronization buffer read pointer on lines
10 2219.

11 Data assembly register 2202 contains a sixteen-byte long shift register 2217. This register
12 2217 is loaded serially a single byte at a time and is unloaded in parallel. When data is loaded
13 into register 2217, a write pointer is incremented. This write pointer is made available to the
14 packet processing sequencer 2204 via lines 2218. Similarly, when data is unloaded from
15 register 2217, a read pointer maintained by packet processing sequencer 2204 is incremented.
16 This read pointer is available to the data assembly register 2202 via lines 2220. The packet
17 processing sequencer 2204 can therefore determine whether room is available in register 2217
18 by comparing the write pointer on lines 2218 to the read pointer on lines 2220.

19 If the packet processing sequencer 2204 determines that room is available in register 2217,
20 then packet processing sequencer 2204 instructs data assembly register 2202 to load a byte of
21 data from data synchronization buffer 2200. The data assembly register 2202 increments the
22 data assembly register write pointer on lines 2218 and the packet processing sequencer 2204
23 increments the data synchronization buffer read pointer on lines 2219. Data shifted into
24 register 2217 is examined at the register outputs by protocol analyzer 2203 which verifies
25 checksums, and generates "status" information 2223.

26 DMA control block 2206 is responsible for moving information from register 2217 to
27 buffer 2114 via a sixty-four byte receive FIFO 2110. DMA control block 2206 implements
28 receive FIFO 2110 as two thirty-two byte ping-pong buffers using sixty-four bytes of SRAM
29 440. DMA control block 2206 implements the receive FIFO using a write-pointer and a read-
30 pointer. When data to be transferred is available in register 2217 and space is available in
31 FIFO 2110, DMA control block 2206 asserts an SRAM write request to SRAM controller 442
32 via lines 2225. SRAM controller 442 in turn moves data from register 2217 to FIFO 2110 and

1 asserts an acknowledge signal back to DMA control block 2206 via lines 2225. DMA control
 2 block 2206 then increments the receive FIFO write pointer and causes the data assembly
 3 register read pointer to be incremented.

4 When thirty-two bytes of data has been deposited into receive FIFO 2110, DMA control
 5 block 2206 presents a DRAM write request to DRAM controller 450 via lines 2226. This
 6 write request consists of the free buffer descriptor 2207 ORed with a "buffer load count" for
 7 the DRAM request address, and the receive FIFO read pointer for the SRAM read address.
 8 Using the receive FIFO read pointer, the DRAM controller 450 asserts a read request to
 9 SRAM controller 442. SRAM controller 442 responds to DRAM controller 450 by returning
 10 the indicated data from the receive FIFO 2110 in SRAM 440 and asserting an acknowledge
 11 signal. DRAM controller 450 stores the data in a DRAM write data register, stores a DRAM
 12 request address in a DRAM address register, and asserts an acknowledge to DMA control
 13 block 2206. The DMA control block 2206 then decrements the receive FIFO read pointer.
 14 Then the DRAM controller 450 moves the data from the DRAM write data register to buffer
 15 2114. In this way, as consecutive thirty-two byte chunks of data are stored in SRAM 440,
 16 DRAM control block 2206 moves those thirty-two byte chunks of data one at a time from
 17 SRAM 440 to buffer 2214 in DRAM 460. Transferring thirty-two byte chunks of data to the
 18 DRAM 460 in this fashion allows data to be written into the DRAM using the relatively
 19 efficient burst mode of the DRAM.

20 Packet data continues to flow from network line 210 to buffer 2114 until all packet data has
 21 been received. MAC 402 then indicates that the incoming packet has completed by asserting
 22 an "end of frame" (i.e., end of packet) signal on line 2227 and by presenting final packet status
 23 (MAC packet status) to packet synchronization sequencer 2204. The packet processing
 24 sequencer 2204 then moves the status 2223 (also called "protocol analyzer status") and the
 25 MAC packet status to register 2217 for eventual transfer to buffer 2114. After all the data of
 26 the packet has been placed in buffer 2214, status 2223 and the MAC packet status is
 27 transferred to buffer 2214 so that it is stored prepended to the associated data as shown in
 28 Figure 22.

29 After all data and status has been transferred to buffer 2114, packet processing sequencer
 30 2204 creates a summary 2224 (also called a "receive packet descriptor") by concatenating the
 31 free buffer descriptor 2207, the buffer load-count, the MAC ID, and a status bit (also called an
 32 "attention bit"). If the attention bit is a one, then the packet is not a "fast-path candidate";

whereas if the attention bit is a zero, then the packet is a “fast-path candidate”. The value of the attention bit represents the result of a significant amount of processing that processor 470 would otherwise have to do to determine whether the packet is a “fast-path candidate”. For example, the attention bit being a zero indicates that the packet employs both TCP protocol and IP protocol. By carrying out this significant amount of processing in hardware beforehand and then encoding the result in the attention bit, subsequent decision making by processor 470 as to whether the packet is an actual “fast-path packet” is accelerated. A complete logical description of the attention bit in verilog code is set forth in CD Appendix A in the lines following the heading “Ending Packet Status”.

Packet processing sequencer 2204 then sets a ready bit (not shown) associated with summary 2224 and presents summary 2224 to queue manager interface 2205. Queue manager interface 2205 then requests a write to the head of a “summary queue” 2112 (also called the “receive descriptor queue”). The queue manager 2103 receives the request, writes the summary 2224 to the head of the summary queue 2212, and asserts an acknowledge signal back to queue manager interface via line 2210. When queue manager interface 2205 receives the acknowledge, queue manager interface 2205 informs packet processing sequencer 2204 that the summary 2224 is in summary queue 2212 by clearing the ready bit associated with the summary. Packet processing sequencer 2204 also generates additional status information (also called a “vector”) for the packet by concatenating the MAC packet status and the MAC ID.

Packet processing sequencer 2204 sets a ready bit (not shown) associated with this vector and presents this vector to the queue manager interface 2205. The queue manager interface 2205 and the queue manager 2103 then cooperate to write this vector to the head of a “vector queue” 2113 in similar fashion to the way summary 2224 was written to the head of summary queue 2112 as described above. When the vector for the packet has been written to vector queue 2113, queue manager interface 2205 resets the ready bit associated with the vector.

Once summary 2224 (including a buffer descriptor that points to buffer 2114) has been placed in summary queue 2112 and the packet data has been placed in buffer 2144, processor 470 can retrieve summary 2224 from summary queue 2112 and examine the “attention bit”.

If the attention bit from summary 2224 is a digital one, then processor 470 determines that the packet is not a “fast-path candidate” and processor 470 need not examine the packet headers. Only the status 2223 (first sixteen bytes) from buffer 2114 are DMA transferred to SRAM so processor 470 can examine it. If the status 2223 indicates that the packet is a type

of packet that is not to be transferred to the host (for example, a multicast frame that the host is not registered to receive), then the packet is discarded (i.e., not passed to the host). If status 2223 does not indicate that the packet is the type of packet that is not to be transferred to the host, then the entire packet (headers and data) is passed to a buffer on host 20 for “slow-path” transport and network layer processing by the protocol stack of host 20.

If, on the other hand, the attention bit is a zero, then processor 470 determines that the packet is a “fast-path candidate”. If processor 470 determines that the packet is a “fast-path candidate”, then processor 470 uses the buffer descriptor from the summary to DMA transfer the first approximately 96 bytes of information from buffer 2114 from DRAM 460 into a portion of SRAM 440 so processor 470 can examine it. This first approximately 96 bytes contains status 2223 as well as the IP source address of the IP header, the IP destination address of the IP header, the TCP source address of the TCP header, and the TCP destination address of the TCP header. The IP source address of the IP header, the IP destination address of the IP header, the TCP source address of the TCP header, and the TCP destination address of the TCP header together uniquely define a single connection context (TCB) with which the packet is associated. Processor 470 examines these addresses of the TCP and IP headers and determines the connection context of the packet. Processor 470 then checks a list of connection contexts that are under the control on INIC card 200 and determines whether the packet is associated with a connection context (TCB) under the control of INIC card 200.

If the connection context is not in the list, then the “fast-path candidate” packet is determined not to be a “fast-path packet.” In such a case, the entire packet (headers and data) is transferred to a buffer in host 20 for “slow-path” processing by the protocol stack of host 20.

If, on the other hand, the connection context is in the list, then software executed by processor 470 including software state machines 2231 and 2232 checks for one of numerous exception conditions and determines whether the packet is a “fast-path packet” or is not a “fast-path packet”. These exception conditions include: 1) IP fragmentation is detected; 2) an IP option is detected; 3) an unexpected TCP flag (urgent bit set, reset bit set, SYN bit set or FIN bit set) is detected; 4) the ACK field in the TCP header is before the TCP window, or the ACK field in the TCP header is after the TCP window, or the ACK field in the TCP header shrinks the TCP window; 5) the ACK field in the TCP header is a duplicate ACK and the ACK field exceeds the duplicate ACK count (the duplicate ACK count is a user settable value); and 6) the sequence number of the TCP header is out of order (packet is received out of

sequence). If the software executed by processor 470 detects one of these exception conditions, then processor 470 determines that the “fast-path candidate” is not a “fast-path packet.” In such a case, the connection context for the packet is “flushed” (the connection context is passed back to the host) so that the connection context is no longer present in the list of connection contexts under control of INIC card 200. The entire packet (headers and data) is transferred to a buffer in host 20 for “slow-path” transport layer and network layer processing by the protocol stack of host 20.

If, on the other hand, processor 470 finds no such exception condition, then the “fast-path candidate” packet is determined to be an actual “fast-path packet”. The receive state machine 2232 then processes the packet through TCP. The data portion of the packet in buffer 2114 is then transferred by another DMA controller (not shown in Figure 21) from buffer 2114 to a host-allocated file cache in storage 35 of host 20. In one embodiment, host 20 does no analysis of the TCP and IP headers of a “fast-path packet”. All analysis of the TCP and IP headers of a “fast-path packet” is done on INIC card 20.

Figure 23 is a diagram illustrating the transfer of data of “fast-path packets” (packets of a 64k-byte session layer message 2300) from INIC 200 to host 20. The portion of the diagram to the left of the dashed line 2301 represents INIC 200, whereas the portion of the diagram to the right of the dashed line 2301 represents host 20. The 64k-byte session layer message 2300 includes approximately forty-five packets, four of which (2302, 2303, 2304 and 2305) are labeled on Figure 23. The first packet 2302 includes a portion 2306 containing transport and network layer headers (for example, TCP and IP headers), a portion 2307 containing a session layer header, and a portion 2308 containing data. In a first step, portion 2307, the first few bytes of data from portion 2308, and the connection context identifier 2310 of the packet 2300 are transferred from INIC 200 to a 256-byte buffer 2309 in host 20. In a second step, host 20 examines this information and returns to INIC 200 a destination (for example, the location of a file cache 2311 in storage 35) for the data. Host 20 also copies the first few bytes of the data from buffer 2309 to the beginning of a first part 2312 of file cache 2311. In a third step, INIC 200 transfers the remainder of the data from portion 2308 to host 20 such that the remainder of the data is stored in the remainder of first part 2312 of file cache 2311. No network, transport, or session layer headers are stored in first part 2312 of file cache 2311. Next, the data portion 2313 of the second packet 2303 is transferred to host 20 such that the data portion 2313 of the second packet 2303 is stored in a second part 2314 of file cache 2311. The transport layer and

1 network layer header portion 2315 of second packet 2303 is not transferred to host 20. There
2 is no network, transport, or session layer header stored in file cache 2311 between the data
3 portion of first packet 2302 and the data portion of second packet 2303. Similarly, the data
4 portion 2316 of the next packet 2304 of the session layer message is transferred to file cache
5 2311 so that there is no network, transport, or session layer headers between the data portion
6 of the second packet 2303 and the data portion of the third packet 2304 in file cache 2311. In
7 this way, only the data portions of the packets of the session layer message are placed in the
8 file cache 2311. The data from the session layer message 2300 is present in file cache 2311 as
9 a block such that this block contains no network, transport, or session layer headers.

10 In the case of a shorter, single-packet session layer message, portions 2307 and 2308 of the
11 session layer message are transferred to 256-byte buffer 2309 of host 20 along with the
12 connection context identifier 2310 as in the case of the longer session layer message described
13 above. In the case of a single-packet session layer message, however, the transfer is completed
14 at this point. Host 20 does not return a destination to INIC 200 and INIC 200 does not transfer
15 subsequent data to such a destination.

16 CD Appendix B includes a listing of software executed by processor 470 that determines
17 whether a "fast-path candidate" packet is or is not a "fast-path packet". An example of the
18 instruction set of processor 470 is found starting on page 79 of the Provisional U.S. Patent
19 Application Serial No. 60/061,809, entitled "Intelligent Network Interface Card And System
20 For Protocol Processing", filed October 14, 1997 (the subject matter of this provisional
21 application is incorporated herein by reference).

22 CD Appendix C includes device driver software executable on host 20 that interfaces the
23 host 20 to INIC card 200. There is also ATCP code that executes on host 20. This ATCP
24 code includes: 1) a "free BSD" stack (available from the University of California, Berkeley)
25 that has been modified slightly to make it run on the NT4 operating system (the "free BSD"
26 stack normally runs on a UNIX machine), and 2) code added to the free BSD stack between
27 the session layer above and the device driver below that enables the BSD stack to carry out
28 "fast-path" processing in conjunction with INIC 200.

29
30 TRANSMIT FAST-PATH PROCESSING: The following is an overview of one
31 embodiment of a transmit fast-path flow once a command has been posted (for additional
32 information, see provisional application 60/098,296, filed August 27, 1998). The transmit

request may be a segment that is less than the MSS, or it may be as much as a full 64K session layer packet. The former request will go out as one segment, the latter as a number of MSS-sized segments. The transmitting CCB must hold on to the request until all data in it has been transmitted and ACKed. Appropriate pointers to do this are kept in the CCB. To create an output TCP/IP segment, a large DRAM buffer is acquired from the Q_FREEEL queue. Then data is DMA'd from host memory into the DRAM buffer to create an MSS-sized segment. This DMA also checksums the data. The TCP/IP header is created in SRAM and DMA'd to the front of the payload data. It is quicker and simpler to keep a basic frame header (i.e., a template header) permanently in the CCB and DMA this directly from the SRAM CCB buffer into the DRAM buffer each time. Thus the payload checksum is adjusted for the pseudo-header (i.e., the template header) and placed into the TCP header prior to DMA'ing the header from SRAM. Then the DRAM buffer is queued to the appropriate Q_UXMT transmit queue. The final step is to update various window fields etc in the CCB. Eventually either the entire request will have been sent and ACKed, or a retransmission timer will expire in which case the context is flushed to the host. In either case, the INIC will place a command response in the response queue containing the command buffer from the original transmit command and appropriate status.

The above discussion has dealt with how an actual transmit occurs. However the real challenge in the transmit processor is to determine whether it is appropriate to transmit at the time a transmit request arrives, and then to continue to transmit for as long as the transport protocol permits. There are many reasons not to transmit: the receiver's window size is less than or equal to zero, the persist timer has expired, the amount to send is less than a full segment and an ACK is expected/outstanding, the receiver's window is not half-open, etc. Much of transmit processing will be in determining these conditions.

The fast-path is implemented as a finite state machine (FSM) that covers at least three layers of the protocol stack, i.e., IP, TCP, and Session. The following summarizes the steps involved in normal fast-path transmit command processing: 1) get control of the associated CCB (gotten from the command): this involves locking the CCB to stop other processing (e.g. Receive) from altering it while this transmit processing is taking place. 2) Get the CCB into an SRAM CCB buffer. There are sixteen of these buffers in SRAM and they are not flushed to DRAM until the buffer space is needed by other CCBs. Acquisition and flushing of these CCB buffers is controlled by a hardware LRU mechanism. Thus getting into a buffer may

involve flushing another CCB from its SRAM buffer. 3) Process the send command (EX_SCMD) event against the CCB's FSM.

Each event and state intersection provides an action to be executed and a new state. The following is an example of the state/event transition, the action to be executed and the new state for the SEND command while in transmit state IDLE (SX_IDLE). The action from this state/event intersection is AX_NUCMD and the next state is XMIT COMMAND ACTIVE (SX_XMIT). To summarize, a command to transmit data has been received while transmit is currently idle. The action performs the following steps: 1) Store details of the command into the CCB. 2) Check that it is okay to transmit now (e.g. send window is not zero). 3) If output is not possible, send the Check Output event to Q_EVENT1 queue for the Transmit CCB's FSM and exit. 4) Get a DRAM 2K-byte buffer from the Q-FREEL queue into which to move the payload data. 5) DMA payload data from the addresses in the scatter/gather lists in the command into an offset in the DRAM buffer that leaves space for the frame header. These DMAs will provide the checksum of the payload data. 6) Concurrently with the above DMA, fill out variable details in the frame header template in the CCB. Also get the IP and TCP header checksums while doing this. Note that base IP and TCP headers checksums are kept in the CCB, and these are simply updated for fields that vary per frame, viz. IP Id, IP length, IP checksum, TCP sequence and ACK numbers, TCP window size, TCP flags and TCP checksum. 7) When the payload is complete, DMA the frame header from the CCB to the front of the DRAM buffer. 8) Queue the DRAM buffer (i.e., queue a buffer descriptor that points to the DRAM buffer) to the appropriate Q_UXMT queue for the interface for this CCB. 9) Determine if there is more payload in the command. If so, save the current command transfer address details in the CCB and send a CHECK OUTPUT event via the Q_EVENT1 queue to the Transmit CCB. If not, send the ALL COMMAND DATA SENT (EX_ACDS) event to the Transmit CCB. 10) Exit from Transmit FSM processing.

Code that implements an embodiment of the Transmit FSM (transmit software state machine 2231 of Figure 21) is found in CD Appendix B. In one embodiment, fast-path transmit processing is controlled using write only transmit configuration register (XmtCfg). Register XmtCfg has the following portions: 1) Bit 31 (name: Reset). Writing a one (1) will force reset asserted to the transmit sequencer of the channel selected by XcvSel. 2) Bit 30 (name: XmtEn). Writing a one (1) allows the transmit sequencer to run. Writing a zero (0) causes the transmit sequencer to halt after completion of the current packet. 3) Bit 29 (name:

1 PauseEn). Writing a one (1) allows the transmit sequencer to stop packet transmission, after
2 completion of the current packet, whenever the receive sequencer detects an 802.3X pause
3 command packet. 4) Bit 28 (name: LoadRng). Writing a one (1) causes the data in
4 RcvAddrB[10:00] to be loaded in to the Mac's random number register for use during
5 collision back-offs. 5) Bits 27:20 (name: Reserved). 6) Bits 19:15 (name: FreeQId). Selects
6 the queue to which the freed buffer descriptors will be written once the packet transmission
7 has been terminated, either successfully or unsuccessfully. 7) Bits 14:10 (name: XmtQId).
8 Selects the queue from which the transmit buffer descriptors will be fetched for data packets.
9 8) Bits 09:05 (name: CtrlQId). Selects the queue from which the transmit buffer descriptors
10 will be fetched for control packets. These packets have transmission priority over the data
11 packets and will be exhausted before data packets will be transmitted. 9) Bits 04:00 (name:
12 VectQId). Selects the queue to which the transmit vector data is written after the completion
13 of each packet transmit. In some embodiments, transmit sequencer 2104 of Figure 21 retrieves
14 buffer descriptors from two transmit queues, one of the queues having a higher transmission
15 priority than the other. The higher transmission priority transmit queue is used for the
16 transmission of TCP ACKs, whereas the lower transmission priority transmit queue is used for
17 the transmission of other types of packets. ACKs may be transmitted in accordance with
18 techniques set forth in U.S. Patent Application Serial No. 09/802,426 (the subject matter of
19 which is incorporated herein by reference). In some embodiments, the processor that executes
20 the Transmit FSM, the receive and transmit sequencers, and the host processor that executes
21 the protocol stack are all realized on the same printed circuit board. The printed circuit board
22 may, for example, be a card adapted for coupling to another computer.

23 All told, the above-described devices and systems for processing of data communication
24 result in dramatic reductions in the time and host resources required for processing large,
25 connection-based messages. Protocol processing speed and efficiency is tremendously
26 accelerated by specially designed protocol processing hardware as compared with a general
27 purpose CPU running conventional protocol software, and interrupts to the host CPU are also
28 substantially reduced. These advantages can be provided to an existing host by addition of an
29 intelligent network interface card (INIC), or the protocol processing hardware may be
30 integrated with the CPU. In either case, the protocol processing hardware and CPU
31 intelligently decide which device processes a given message, and can change the allocation of
32 that processing based upon conditions of the message.